



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/501,287	01/18/2005	Maria Del Rocio Martin Lopez	10191/3702	5683
26646	7590	07/07/2006	EXAMINER	
KENYON & KENYON LLP			CHIU, TSZ K	
ONE BROADWAY			ART UNIT	
NEW YORK, NY 10004			PAPER NUMBER	
			2822	

DATE MAILED: 07/07/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/501,287

Applicant(s)

LOPEZ ET AL.

Examiner

Tsz K. Chiu

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 11 April 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 9-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 9-14 and 18 is/are rejected.
- 7) ☒ Claim(s) 15-17 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 9-14 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Davis (5,930,660) in view of White et al. (4047196).

With respect to claim 9 and 11, Davis discloses a PN transition (14, For example Fig. 4); and a chip having an edge region (18b, For example Fig. 4), the chip including a first layer (12, For example Fig. 4) of a first conductivity type and a second layer (10, For example Fig. 4) of a second conductivity type opposite to that of the first conductivity type, the first layer having the edge region (18b, For example Fig. 4) and a center region (18a, For example Fig. 4), the PN transition (14, For example Fig. 4) being provided between the first layer (12, For example Fig. 4) and the second layer (10, For example Fig. 4); wherein the second layer is more weakly doped in the edge region than in the center region (column 2, lines 29-37), and the boundary surface (14, For example Fig. 4) of the pn transition is parallel to the main chip plane at the edge region (edge of 10, For example Fig. 4) but did not discloses a positive beveling angle and the boundary surface of the pn transition is non-parallel to the main chip plane.

White discloses the boundary surface of the pn transition includes a positive beveling angle at the edge region (Figure 2) the boundary surface (24, For example Fig. 1) of the pn transition is parallel to the main chip plane.

Since Davis and White are both from the same field of endeavor high voltage semiconductor device, the purpose disclosed by White would have been recognized in the pertinent art of Davis.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have use White beveling non parallel to main chip plane in Davis's invention for the purpose of charge equality must be maintained but also the total charge repelled is a fixed quantity. Hence if a number of free charge carriers to be repelled are not available near the junction, as in comparatively higher resistivity material, the depletion region extends from the junction until the necessary number of charge carriers are repelled to maintain charge equality.

With respect to claim 10, Davis discloses the pn transition includes a diode (column 1, lines 19-21).

With respect to claim 12, Davis discloses the boundary surface of the pn transition is curved at the edge region (see drawing above in claim 11).

With respect to claim 13, Davis discloses a thickness of the chip is less at the edge region (18b, For example Fig. 4) than in the center region (18a, For example Fig. 4).

With respect to claim 14, Davis discloses forming a pn transition (14, For example Fig. 1); forming a chip having an edge region (18b, For example Fig. 3), the chip including a first layer (12, For example Fig. 1) of a first conductivity type and a second layer (10, For example Fig. 1) of a second conductivity type opposite to that of the first conductivity type, the first layer having the edge region (18b, For example Fig.

Art Unit: 2822

3) and a center region (18a For example Fig. 3), the pn transition (14, For example Fig. 3) being provided between the first layer (12, For example Fig. 4) and the second layer (10, For example Fig. 4); and doping the second layer more weakly in the edge region than in the center region (column 2, lines 29-37), wherein a boundary surface (14, For example Fig. 4) of the pn transition is non-parallel to the main chip plane at the edge region (edge of 10, For example Fig. 4); and wherein the first layer is manufactured using patterned doping (column 3, lines 44-53).

With respect to claim 18, Davis discloses the chip is pre-coated with dopant via at least one of APCVD deposition of a doped glass, a doping film, a gas phase coating, ion implantation, and an application of doping pastes (column 2 lines 49-50).

Allowable Subject Matter

Claim 15 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is an examiner's statement of reasons for allowance: The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Davis (5,930,660) and Schoenberg (5,150,176) relate to pn junction diode; Davis discloses forming a pn transition and forming a chip having an edge region, the chip including a first layer of a first conductivity type and a second layer of a second conductivity type opposite to that of the first conductivity type, the first layer having the edge region and a center region, the pn transition being provided between the first layer and the second layer; and doping the second layer more weakly in the edge region than

Art Unit: 2822

in the center region, wherein a boundary surface of the pn transition is non-parallel to the main chip plane at the edge region; and wherein the first layer is manufactured using patterned doping, but fail to teaches the patterned doping is provided by pre-coating the chip with dopant, subsequently removing the coating in a sub-region of the chip, and subsequently introducing the dopant into the chip.

Therefore, claim 15-17 are presently allowed.

Response to Arguments

Applicant's arguments with respect to claims 9-14, and 18 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tsz K. Chiu whose telephone number is 517-272-8656. The examiner can normally be reached on 0800 to 1700.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra V. Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

TC
June 23, 2006


Zandra V. Smith
Supervisory Patent Examiner
26 June 2006